SENeCA is a RISC-V-based digital neuromorphic processor targeting extreme edge applications by accelerating Spiking Neural Networks inside or near sensors and small devices where ultra-low power and adaptivity are required. It inherits fundamental properties from the biological brain: spatio-temporal sparsity exploitation, parallel processing, infinite scalability, low-precision parameters, asynchronous non-deterministic execution, adaptation and fault-tolerance architecture, interconnect of neuron cluster cores with RISC-V-based instruction set.
Developed By:
Overview
SENeCA is a RISC-V-based digital neuromorphic processor targeting extreme edge applications by accelerating Spiking Neural Networks inside or near sensors and small devices where ultra-low power and adaptivity are required. It inherits fundamental properties from the biological brain: spatio-temporal sparsity exploitation, parallel processing, infinite scalability, low-precision parameters, asynchronous non-deterministic execution, adaptation and fault-tolerance architecture, interconnect of neuron cluster cores with RISC-V-based instruction set. SENeCA has fully programmable neuron models and learning/adaptivity algorithms. It is accessible for academic research.
Help Us Improve this Guide
Our hardware guide is community-maintained. If you know of a chip we should add, see an error, or have updated information, please let us know by opening an issue on our GitHub repository.
Enjoy this content? Share it!
Sharing our articles and resources is one of the easiest and most effective ways to support Open Neuromorphic. It helps us reach a wider audience, grow our community, and continue our mission of advancing open-source neuromorphic computing. Your support is greatly appreciated!
